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Using Verilog HDL [l] and Synopsys, the digital signal processing of the AGS Transverse Damper was designed and fitted to an Altera Flex 1Ok FPGA. Using a control point specification style in the high level description greatly simplified the design by placing the burden of specifying the controller on the digital synthesizer.
[2] The basic design and low level simulation are presented as well as the design methodology.
The purpose of the AGS Transverse Damper [3]
[4] is to control instabilities and injection errors that may arise in high intensity proton beams being accelerated in the AGS. The system block diagram for the DSP is shown in Fig- of the first ALU. This then acts to remove any offsets-in the Quotient (and thus this part acts as a high pass filter -removing any baseline components to the signal). The depth of the first FIFO (between adder and subtract units) basically determines the low pass behaviour. The multiplier serves the purpose of overall loop gain for the system (the complete system is a real-time feedback system). The FIFO on the output is used to provide the correct amount of delay for the system.
The specifications for the design of the system are enumerated below . The design of the system is a two level hierarchy. So the triggering of the system is multiple phase. Figure 2 shows the timing sequences for the system.
DISCUSSION
The control point specification style requires a very structured approach to the design specification.
[2] The basic idea behind this style is the designer never goes into the details of building or writing specifications for the system state diagram. They need only specifiy the state tables for the state diagram and these become the control points, the inputs and outputs of a black box. This black box the synthesizer constructs based on the state tables. The benefit of this approach is seen in figure 1. The controller unit is the black box. The inputs and outputs of the controller unit are specified, but the specification of the controller itself is left up to the synthesizer. We then only need to design the specifications for the individual submodules. To illustrate this a portion of the verilog specification is shown below: 
Project Submodules
Each block inside figure 1 corresponds to a submodule, such as thle carry lookahead adder whose instantiation is shown above. It is beyond the scope of this paper to describe each one. It should suffice to explain the basic organization, of one. For this example we will continue with the carry lookahead module, which is the basic module for adders and multipliers (which can be built with trees of carry save adders and end with a final full adder). This basic idea can be extended to be used for subtration and division, adthough these algorithms are more complicated. Figure 3 shows the block diagram for a 16 bit carry lookaheadl adder. For 16 bit addition a simple ripple carry adder would not work since it needed more than 100 nsec to finished a calculation. So going to something faster was needed. Below portions of the specification are shown. It is intended only to provide a flavor for how the specificaions can easily be made to follow the flow of the block diagram. 
CONCLUSIONS
These techniques allowed the design and simulation of a complex system to be done relatively quickly. The synthesizer is often much better at optimizations than most human beings, and the use of implicit specifications gives the synthesizer the freedom to build a circuit which fits the design requirements. Of course the designer must learn how to define the specifications such that the desired result is obtained. The real benefit of this approach is it allows for the design process to become more dynamic. It is not difficult nor very time consuming to alter the design or even change specifications. It allows the designer to design and simulate as realistically as possible the circuits they are going to build. The amount of time actually spent testing the hardware on the bench is reduced considerably. It certainly has drawbacks. The engineer now needs to learn a complicated language and become proficient in that language. The software needed to do this is expensive and needs to be configured and maintained. It also requires alot of computing power and resources in order to run well. For a large production company building DSP's or microprocessors, they simply cannot exist without software tools such as these, and necessarily make the investment. For a small lab it is understandably difficult to consider such an investment.
Results of the simulation are shown in figure 4. 
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